Obfuscating the Interconnects: Low-Cost and Resilient Full-Chip Layout Camouflaging

Authors: S. Patnaik, M. Ashraf, O. Sinanoglu, J. Knechtel

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems; Apr. 2020