Logic locking with provable security against power analysis attacks

Authors: A. Sengupta, B. Mazumdar, M. Yasin, O. Sinanoglu

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, issue 4, pp. 766-778; Jan. 2019