ATPG-based cost-effective, secure logic locking by Hari Ramasubbu | Apr 1, 2018 Authors: A. Sengupta, M. Nabeel, M. Yasin, O. Sinanoglu 2018 IEEE 36th VLSI Test Symposium (VTS), pp. 1-6; Apr. 2018 Conference View Paper ↗