Logic Locking for Random Forests: Securing HDL Design and FPGA Accelerator Implementation

by | Feb 1, 2025

Authors: R.R. Karn, J. Knechtel, O. Sinanoglu

ICISSP, vol. 2, pp. 463-473; Feb. 2025

Conference
View Paper ↗