Obfuscating the interconnects: Low-cost full-chip layout camouflaging

by | Jan 1, 2020

Authors: S. Patnaik, M. Ashraf, O. Sinanoglu, J. Knechtel

IEEE TCAD; Jan. 2020

Journal
View Paper ↗