VeriCWEty: Embedding Enabled Line-Level CWE Detection in Verilog

Authors: P. Basu Roy, Z. Wang, A. Chuvashlov, W. Xiao, J. Knechtel, O. Sinanoglu, R. Karri

arXiv preprint arXiv:2604.15375; Apr. 2026