Design for Excellence Lab
  • Home
  • News
  • Research Topics
    • Design-for-Trust — Logic Locking
    • Design-for-Trust — IC Camouflaging
    • Design-for-Trust — Split Manufacturing
    • Design-for-Testability
    • Design-for-Secure-Testability
  • Patents
  • Publications
  • Tutorials & Special Sessions
  • Lab Members
  • Sponsors
Select Page

First chip resilient to hardware-level threats: Proof-of-concept for logic locking

by os22 | Aug 3, 2017 | Current News, News

We received our logic-locked chips from the fab. The chip we designed has ARM microprocessor inside. Some of the controllers are locked via SFLL. For more information, please click here.

Recent Posts

  • DARPA (of US DoD) Award for our Logic Locking Research – Again
  • Intel funds our research on secure test interface
  • Unhackable chip covered in the National
  • DARPA (of US DoD) Seedling Award for our Logic Locking Research
  • First chip resilient to hardware-level threats: Proof-of-concept for logic locking

Recent Comments

    Archives

    • June 2020
    • September 2018
    • October 2017
    • September 2017
    • August 2017
    • October 2016
    • June 2015
    • November 2014
    • October 2014
    • January 2014
    • November 2013
    • August 2013
    • July 2013
    • April 2013
    • June 2012
    • February 2012
    • January 2012

    Categories

    • Current News
    • News

    Meta

    • Log in
    • Entries feed
    • Comments feed
    • WordPress.org


    New York University Abu Dhabi
    New York University Abu Dhabi

    PO Box 129188
    Abu Dhabi, United Arab Emirates

    Email: nyuad@nyu.edu